УДК 004.274

О.О. БАРКАЛОВ,
Університет Зеленогурський, Зелена Гура, Польща, Донецький національний університет імені Василя Стуса, Вінниця, Україна,
 A.Barkalov@iie.uz.zgora.pl

Л.О. ТІТАРЕНКО,
Університет Зеленогурський, Зелена Гура, Польща, Харківський національний університет радіоелектроніки, Харків, Україна,  L.Titarenko@iie.uz.zgora.pl

А.В. БАЄВ,
Донецький національний університет імені Василя Стуса, Вінниця, Україна,
 a.baev@donnu.edu.ua

О.В. МАТВІЄНКО,
Інститут кібернетики ім. В.М. Глушкова НАН України, Київ, Україна,
 avmatv@ukr.net

ПОДВІЙНЕ КОДУВАННЯ СТАНІВ У МІКРОПРОГРАМНИХ
АВТОМАТАХ МУРА

СПИСОК ЛІТЕРАТУРИ

1. Skliarova I., Sklyarov V., Sudnitson A. Design of FPGA-based circuits using hierarchical finite state machines. Tallinn: TUT Press, 2012. 240 p.


2. Czerwinski R., Kania D. Finite state machines logic synthesis for complex programmable logic devices. Berlin: Springer, 2013. 172 p.


3. Соловьев В.В. Проектирование цифровых схем на основе программируемых логических интегральных схем. Москва: Горячая линия — ТЕЛЕКОМ, 2001. 636 с.


4. Tiwari A., Tomko K. Saving power by mapping finite state machines into embedded memory blocks in FPGAs. Proc. Design, Automation and Test in Europe Conference and Exhibition (Paris, France, 6–20 Feb., 2004). 2004. Vol. 2. P. 916–921.


5. Sklyarov V., Skliarova I., Barkalov A., Titarenko L. Synthesis and optimization of FPGA-based systems. Berlin: Springer, 2014. 432 p.


6. Grout I. Digital systems design with FPGAs and CPLDs. Amsterdam: Elsevier, 2008. 784 p.


7. Maxfield C. The design warrior’s guide to FPGAs. Orlando: Academic Press, 2004. 542 p.


8. Kuon I., Tessier R., Rose J. FPGA аrchitecture: Survey and challenges. Foundations and Trends in Electronic Design Automation. 2008. Vol. 2, N 2. P. 135–253.


9. Sass R., Schmidt A. Embedded system design with platform FPGAs: Principles and practices. Amsterdam: Morgan Kaufmann Publishers, 2010. 409 p.


10. Ruiz-Rosero J., Ramirez-Gonzalez G., Khanna R. Field programmable gate array applications — a scientometric review. Computation. 2019. Vol. 7(3). P. 63.


11. UG473 (v1.14) July 3, 2019. URL: www.xilinx.com.


12. Rafla N.I., Gauba I. A reconfigurable pattern matching hardware implementation using on-chip ram-based FSM. 53rd IEEE International Midwest Symposium on Circuits and Systems. 2010. P. 49–52.


13. Sklyarov V. Synthesis and implementation of RAM-based finite states maсhines in FPGAs. Proc. of Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. Villach: Springer-Verlag, 2000. P. 718–727.


14. Senhaji-Navarro R., Garcia-Vargas I., Jimenes-Moreno G., Civit-Balcells A., Guerra-Gutierres P. ROM-based FSM implementation using input multiplexing in FPGA devices. Electronics Letters. 2004. Vol. 40, N 20. P. 1249–1251.


15. Senhaji-Navarro R., Garcia-Vargas I., Guisado L.J. Performance evaluation of RAM-based implementation of finite states machines in FPGAs. 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012). (Seville, Spain, Dec., 2012). 2012. P. 225–228.


16. Kubica M., Opara A., Kania D. Technology mapping for LUT- based. FPGA. Berlin: Springer, 2021. P. 216.


17. Barkalov O., Titarenko L., Barkalov Jr. A structural decomposition as a tool for the optimization of an FPGA–based implementation of a Mealy FSM. Cybernetics and Systems Analysis. 2012. Vol. 48, N 2. P. 313–322.


18. Barkalov A.A., Titarenko L.A., Baiev A.V., Matviienko A.V. Joint use of methods of structural decomposition for optimizing the circuit of moore FSM. Cybernetics and Systems Analysis. 2021. Vol. 57, N 2. P. 173–184.


19. Barkalov A., Titarenko L., Mielcarek K. Hardware reduction for LUT-based Mealy FSMs. International Journal of Applied Mathematics and Computer Science. 2018. Vol. 28, N 3. Р. 595–607.


20. Barkalov A., Titarenko L., Mielcarek K. Improving characteristics of LUT-based Mealy FSMs. International Journal of Applied Mathematics and Computer Science. 2020. Vol. 30, N 3. P. 745–759.


21. Baranov S. Logic synthesis for control automata. Dordrecht: Kluwer Academic Publishers, 1994. 312 p.


22. DeMicheli G. Synthesis and optimization of digital circuits. New York: McGraw-Hill, 1994. 576 p.


23. Глушков В.М. Cинтез цифровых автоматов. Москва: Физматгиз, 1962. 476 с.


24. Intel® FPGAs and Programmable Devices. URL: https://www.intel.com/content/www/us/ en/products/programmable.html .


25. VC709 Evaluation Board for the Virtex-7 FPGA. User Guide; UG887 (v1.6); Xilinx, Inc.: San Jose, CA, USA, 2019.


26. Yang S. Logic synthesis and optimization benchmarks user guide. Version 3.0. Techn. Rep. Microelectronics Center of North Carolina, 1991. 43 p.


27. Rawski M., Selvaraj H., Luba T. An application of functional decomposition in ROM-based FSM implementation in FPGA devices. Journal of System Architecture. 2005. Vol. 51, N 6–7. P. 424–434.


28. Kubica M., Kania D. Area-oriented technology mapping for LUT-based logic blocks. International Journal of Applied Mathematics and Computer Science. 2017. Vol. 27, N 1. P. 207–222.


29. Machado L., Cortadella J. Support-reducing decomposition for FPGA mapping. IEEE transactions on Computer-Aided Design of Integrated Circuits and Systems. 2020. Vol. 39, N 1. P. 213–224.


30. Wilkes M., Stringer J. Microprogramming and the design of the control circuits in electronic digital computer. Proc. of Cambridge Philosofical Society. 1953. Vol. 49. P. 230–238.


31. Ачасова С.М. Алгоритмы синтеза автоматов на программируемых матрицах. Москва: Радио и связь, 1987. 136 с.


32. Barkalov A., Titarenko L., Mielcarek K., Chmielewski S. Logic synthesis for FPGA-based control units. Structural Decomposition in Logic Design. Lecture Notes in Electrical Egineering. Springer, 2020. Vol. 636. P. 247.


33. Vivado Design Suite. URL: https://www.xilinx.com/products/design-tools/vivado.html.


34. Quartus II. URL: https//www.intel.com/content/www/us/en/software/programmable/quartus-prime/overview.html .


35. Rawski M., Tomaszewicz P., Borowski G., Luba T. Logic synthesis method of digital circuits designed for implementation with embedded memory blocks on FPGAs. Design of Digital Systems and Devises. Lecture Notes in Electrical Engineering. Berlin: Springer, 2011. Vol. 79. P. 121–144.


36. Баркалов А.А., Титаренко Л.А. Преобразование кодов в композиционных микропрограммных устройствах управления. Кибернетика и системный анализ. 2011. № 5. C. 107–118.


37. Баркалов А.А., Титаренко Л.А., Ефименко К.Н. Оптимизация схем композиционных микропрограммных устройств управления. Кибернетика и системный анализ. 2011. № 1. C. 179–188.


38. Opanasenko V.N., Kryvyi S.L. Synthesis of neural-like networks on the basis of conversion of cyclic Hamming сodes. Cybernetics and Systems Analysis. 2017. Vol. 53, N 4. P. 627–635. https://doi.org/10.1007/s10559-017-9965-z .